

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/633,782	08/07/2000	Gun-Hee Lee	3430-0129P	3862	
75	90 09/29/2005	EXAM	EXAMINER		
-	WART, KOLASCH &	NGUYEN,	NGUYEN, HOAN C		
P. O. Box 747 Falls Church, VA 22040-0747			ART UNIT	PAPER NUMBER	
			2871		

DATE MAILED: 09/29/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

					\mathcal{O}				
Office Action Summary		Application I	lo.	Applicant(s)					
		09/633,782		LEE ET AL.					
		Examiner		Art Unit					
		HOAN C. NG	JYEN	2871					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address									
 If NO period for reply is specified Failure to reply within the set or e Any reply received by the Office I earned patent term adjustment. 	R, FROM THE MAILING ble under the provisions of 37 CFF nailing date of this communication. above, the maximum statutory per tended period for reply will, by stater than three months after the m	G DATE OF THIS R 1.136(a). In no event, it riod will apply and will expand the application of the application of the application.	COMMUNICATIO lowever, may a reply be ti oire SIX (6) MONTHS from on to become ABANDONI	N. mely filed n the mailing date of this co ED (35 U.S.C. § 133).					
Status	6	7/06/05 ch							
1)⊠ Responsive to com	munication(s) filed on <u>0</u>	6 August 2005 .							
2a) This action is FINA	·	This action is non-							
	on is in condition for allo	•	· ·		merits is				
closed in accordance	ce with the practice unde	er Ex parte Quayl	e, 1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims									
 4) Claim(s) 1-8,12-16,19 and 20 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-8,12-16,19 and 20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 									
Application Papers									
9) The specification is	objected to by the Exam	niner.							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U.S.C. § 1	19		•						
12) Acknowledgment is a) All b) Some of the cop 2. Certified cop 3. Copies of the application fr		nents have been re nents have been re priority documents reau (PCT Rule 1	eceived. eceived in Applicat have been receiv 7.2(a)).	tion No red in this National (Stage				
Attachment(s)									
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)									
Notice of Draftsperson's Pater Information Disclosure Statem Paper No(s)/Mail Date		3/08) 5)	Paper No(s)/Mail D Notice of Informal Other:	Date Patent Application (PTC)-152)				

Art Unit: 2871

DETAILED ACTION

Applicants cancelled claims 9-11 and 17-18.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-6 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Munakata (US6373540B1) in view Umemoto et al. (US6196692B1), Chang et al. (US6166400A), Ono et al. (US5847781A), and Tadahisa et al. (JP02-02832) and Tsubota et al. (US5629787A).

In regard to claim 1, Manakata teaches (Figs. 2A-2D, 3A-J, col. 7 line 42 to col. 9 line 36) a liquid crystal display device comprising:

- o display panel (by turning upside down or 180° a whole liquid crystal cell, please see Responses to Arguments of Final Office Action mailed on 6/18/2003 and the last non-final Action mailed on 3/24/04) including a lower layer 1 at the lowest portion of the display panel and an uppermost layer 2, positioned above the lowest layer at the uppermost portion of said display panel;
- first substrate (lower substrate 2) forming an uppermost layer of said display
 panel including

Art Unit: 2871

a) a switching element (thin film transistor 8) on the first substrate and switching element being connected to a gate line and data line; the switching element being a thin film transistor having a gate electrode 16 formed on the first substrate, a gate insulating layer 17 formed on an exposed surface of the first substrate while covering the gate, an active layer 18 on the gate insulating layer over the gate electrode;

- b) a passivation film (interlayer insulating film 20) formed over the whole surface of the first substrate while covering the switching element;
- c) a pixel electrode (light reflection layer 9 acting as pixel electrode) on the passivation film;
- d) a black matrix BM formed on the passivation film and over the switching element;
- e) a color filter (planarizing layer 14 made by coloring photoresists) formed over the pixel electrode;
- f) a first orientation film 15 formed on the black matrix and the color filter and above the pixel electrode.
- a second substrate (upper substrate 1) aligned with the first substrate having a common electrode 6 and a second orientation film 7, the orientation film formed on the common electrode; The second substrate having no switching element disposed thereon, forming said lowest portion of the display and being aligned with the first substrate since the whole liquid crystal cell turns upside down;
- o a liquid crystal layer 3 interposed between the first and second substrates.

o possible light source coming in at second substrate (upper substrate 1), when liquid crystal cell turns upside down the light source will be at beneath of the second substrate.

Page 4

In regard to claim 12, Manakata teaches (Figs. 2A-2D, 3A-J, col. 7 line 42 to col. 9 line 36) a method of manufacturing a liquid crystal display device, which comprises an array of thin film transistors and an array of pixel electrodes and a blacklight device, including:

- forming a gate line and a gate electrode on a first substrate said first substrate forming the uppermost layer of a display panel, the gate electrode extending from the gate line;
- o forming a gate insulating layer 17 on the exposed surface of the upper substrate while covering the gate line and the gate electrode;
- o forming a semiconductor layer 18 over the gate electrode;
- o forming a data line and source and drain electrodes 21/22, the source electrode overlapping one end portion of the semiconductor layer, the drain electrode overlapping the other end portion of the semiconductor layer, the source and drain electrodes spaced apart from each other, the source electrode extending from the data line;
- o forming a passivation film 20 over the whole surface of the first substrate while covering the source and drain electrodes, the passivation film having a contact hole on the drain electrode;

Art Unit: 2871

o forming a pixel electrode (reflective layer 9 could act as pixel electrode) on the passivation film, the pixel electrode electrically connected with the drain electrode through the contact hole:

- o forming a color filter 14 on the pixel electrode;
- o forming a black matrix BM over the thin film transistor
- o forming a first orientation film 15 on the color filters and the black matrices;
- o forming a common electrode 6 on a second substrate;
- o forming a second orientation film 7 on the common electrode;
- o aligning the first substrate turned upside down with the second substrate with a gap between the first substrate and the second substrate so that the first orientation film of the first substrate is opposite to the second orientation film of the second substrate and the thin film transistor is also turn upside down when liquid crystal cell turns upside down;

However, according to claims 1 and 12, Munakata fails to disclose

- (a) a second substrate formed adjacent <u>a backlight device</u> that is disposed beneath second substrate such that the second substrate is located between the backlight device and the first substrate.
- (b) the ohmic contact layer forming between the active layer and source and drain electrodes, wherein the source electrode overlaps one end portion the active layer and the drain electrode overlaps the other end portion of the active layer;
- (c) a first light absorbing film under the gate electrode and gate line;

(d) a second light absorbing film under the source electrode and a third light absorbing film under the drain electrode;

(e) sealing the first and second substrates with a sealant; and injecting a liquid crystal between the first substrate and the second substrate.

Umemoto et al. teach (Figs. 6-7) a backlight device (front light 1 becoming the backlight when <u>liquid crystal cell turns upside down</u>) that is disposed under second substrate 61 such that the second substrate is located between the backlight device and the first substrate 63 for obtaining brightness, easy to view, and reducing in power consumption (col. 13 lines 29-31).

Chang et al. teach (Fig. 1) the ohmic contact layer 15 forming between the active layer 13 and source and drain electrodes 16a/b wherein the source electrode overlaps one end portion the active layer and the drain electrode overlaps the other end portion of the active layer for reducing a leakage current (col. 1 lines 43-45 and col. 2 lines 47-50) also according to claim 2.

Ono et al. teach (Figs. 3 and 7, col. 7 lines 5-16) a liquid crystal display device further comprising a light absorbing film AS formed under the active layer d0 and under the source electrode or data line DL or drain electrode SD1 for reducing reflecting or scattering from source and drain electrodes or data lines, and therefore resulting in dark display also according to claims 3-4 and 13-14.

Tadahisa et al. teach forming a light <u>absorbing film</u> 1 consisting of a-Si under gate electrode 2 and gate line (that is conventionally formed same time with gate

Application/Control Number: 09/633,782

Art Unit: 2871

electrode) for stable in both characteristics and quality and not affected by a back light by forming a light absorptive layer.

Tsubota et al. teach forming sealing the first and second substrates with a sealant for bonding the substrates; and injecting a liquid crystal between the first substrate and the second substrate for forming liquid crystal layer.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to further modify a liquid crystal display device as Munakata disclosed with (1) a backlight device that is disposed under second substrate 61 such that the second substrate is located between the backlight device and the first substrate 63 for obtaining brightness, easy to view, and reducing in power consumption as taught by Umemoto et al. (col. 13 lines 29-31); (2) the ohmic contact layer forming between the active layer and source and drain electrodes wherein the source electrode overlaps one end portion the active layer and the drain electrode overlaps the other end portion of the active layer for reducing a leakage current as taught by Chang et al. (col. 1 lines 43-45 and col. 2 lines 47-50); (3) a first light absorbing film forming between the first substrate and the gate electrode, gate line for stable in both characteristics and quality and not affected by a back light by forming a light absorptive layer as taught by Tadahisa et al.; (4) and a second light absorbing film forming between the active layer and the gate insulating layer for reducing reflecting or scattering from source, drain electrodes or data lines, and therefore resulting in dark display as taught by Ono et al. (col. 7 lines 5-16); (5) sealing the first and second substrates with a sealant for bonding

Art Unit: 2871

the substrates (abstract); and injecting a liquid crystal between the first substrate and the second substrate for forming liquid crystal layer (col. 4 line 20-24) as taught by **Tsubota et al.**

2. Claims 7-8, 15-16 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Munakata (US6373540B1) in view **Umemoto et al. (US6196692B1)** in further view of in further view of Ono et al. (US5847781A), Chang et al. (US6166400A), **Tsubota et al. (US5629787A) and Tadahisa et al. (US5450220** A) as applied to claims 1-6 and 12-14 and in further view of Onishi et al. (US 5450220 A).

Munakata and **Umemoto et al.** fail to disclose features of claims 7-8, 15-16 and 19-20.

Onishi et al. teach the <u>pixel electrodes</u> 25 and the <u>counter electrodes</u> 27 made of ITO serving as transparent electrodes for applying a voltage to the display medium 28.

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to further modify a liquid crystal display device as Munakata disclosed with the common and pixel electrodes made of ITO serving as transparent electrodes for applying a voltage to the display medium as taught by Onishi et al. (col. 26 lines 9-19).

Art Unit: 2871

Response to Arguments

Applicant's arguments filed on <u>08 August 2005</u> have been fully considered but they are not persuasive.

Applicant's ONLY arguments are follows:

A. There is no reason to form an active layer under the gate electrode, and it is

unobvious to form a semiconductor layer under the gate electrode to absorb light.

B. Applicants question on the inherency of sealing.

Examiner's responses to Applicants' ONLY arguments are follows:

A. Examiner provides a reference of **Tadahisa et al.** (JP02-02832), which discloses

forming an light absorbing layer consisting of a-Si that is same material as the material

of the active layer 4 under the gate electrode, and it is obvious to form a semiconductor

layer under the gate electrode to absorb light.

B. Examiner provides a reference of Tsubota et al. (US5629787A), which discloses

forming sealing for bonding substrates.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to HOAN C. NGUYEN whose telephone number is (571) 272-2296. The examiner can normally be reached on MONDAY-THURSDAY:8:00AM-4:30PM.

Art Unit: 2871

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim H. Robert can be reached on (571) 272-2293. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HOAN C. NGUYEN Examiner Art Unit 2871

chn

SUPERVISORY RATENT EXAMINER